
V_{DD}
M_2
1
I_b
vdd
V_b
2
V_{in}
in
M_1
out
I_b
V_{out}